Icarus Verilog
Icarus Verilog is an open-source Verilog hardware description language compiler and simulator supporting IEEE-1364 standards and portions of SystemVerilog. It generates netlists and simulation code, and is an alternative to proprietary tools.
Follow to track new versions in your feed.
Overview
0
Version & Lifecycle
0
Community Notes
No community notes yet
Be the first to as a good question or share deployment tips, customization scripts, command lines, or troubleshooting steps.
Release Notes & Updates
0
Avg cadence: —
Next anticipated release: —
Updates • 0
Help us match vulnerabilities
No vulnerability match yet. Pick the right product:
Looking for matching products…
Don’t see it? Paste a CPE
Also known as
Other names people use for this app — helps search and matching.
verilogIcarus Verilog
Sign in to suggest a name.
Packaging Notes
0
Available for Linux, FreeBSD, OpenSolaris, AIX, Microsoft Windows, and Mac OS X