Skip to content
View MrDeveloper25's full-sized avatar
7 followers · 8 following

Highlights

Block or report MrDeveloper25

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
MrDeveloper25/README.md

💻 Computer Science student in CUCEI, come on and let's check with me!

📜 About Me

Hello fellow coders! I'm a passionate programming enthusiast currently pursuing my degree at CUCEI. Here are some of the languages I wield like a pro:

C C++ Python

🎓 Certifications

I'm proud to hold these prestigious Oracle certifications:

Oracle 2023 AI Certified Foundations Associate Oracle 2023 Certified Foundations Associate

🔐 Interests

One of my greatest passions is cybersecurity. I thrive on exploring new techniques and tools to safeguard information and systems.

📂 Highlighted Projects

Here are some of my most notable projects:

🖥️ Proxy in windows

This is a proxy designed in c++ for only SO windows

🖥️ Scanner

This is a scanner designed in python that code give you open ports

📫 Connect With Me

🌟 GitHub Stats

GitHub Stats Top Languages

📈 GitHub Streak

GitHub Streak

🏆 GitHub Trophies

GitHub Trophies

Thank you for dropping by! Let's collaborate and innovate together.

Footer Banner

Pinned Loading

  1. Linear-Search-Verilog Linear-Search-Verilog Public

    In this project, a 5-stage MIPS processor (IF, ID, EX, MEM, WB) was implemented in Verilog, along with a Python instruction decoder responsible for translating MIPS assembly code into binary format…

    Verilog

  2. Proxy Proxy Public

    This project aims to contribute to the programming community by offering a robust proxy server solution. Feel free to fork, modify, and contribute improvements.

    C++ 1

  3. verilog-and-gate-modelsim-simulation verilog-and-gate-modelsim-simulation Public

    This project demonstrates the simulation of a basic AND logic gate using Verilog HDL and the ModelSim simulator. It includes both the design module and its corresponding testbench, allowing you to …

    Verilog 1

  4. Web-Page Web-Page Public

    Professional Page

    HTML 1