Skip to content
View jsloan256's full-sized avatar

Highlights

  • Pro

Block or report jsloan256

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. titan titan Public

    Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.

    Shell 21 8

  2. dpll dpll Public

    A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, an…

    SystemVerilog 15 4

  3. titan_wiggle titan_wiggle Public

    This is a simple Verilog project to validate the Titan PCI Express development card for the Lattice ECP5 FPGA

    Verilog 3 2

  4. xorcorr2d xorcorr2d Public

    Simple 2D Binary Correlator (Octave)

    MATLAB 2

  5. xilinx-docker xilinx-docker Public

    Docker configuration for various Xilinx development environments

    Dockerfile 2

  6. enceladus enceladus Public

    Altium PCB project for the Enceladus breakout board.

    1