🎯
Focusing
University of Florida Class of 2027 |
RTL/FPGA/ASIC Engineer
-
Astranis Space Technologies
- San Francisco, CA
- in/bohdan-purtell
Pinned Loading
-
FinancialAccleration
FinancialAccleration PublicFUTURE NOTICE: given the sensitive nature of many of these things, this public repo has been provided as a dump reference for interested parties, but in no way reflects current state of remaining p…
Verilog
-
FPGAtors-SystemVerilog-Tutorial
FPGAtors-SystemVerilog-Tutorial PublicMy files both written live and used (side scripts) for the SystemVerilog tutorial part 2.
SystemVerilog
-
ChesapeakeArchitecture
ChesapeakeArchitecture PublicRISCV in SystemVerilog Summer Project
SystemVerilog
-
janestreet/hardcaml
janestreet/hardcaml PublicHardcaml is an OCaml library for designing hardware.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
