Exploring the open side of the FPGAs
#FPGAwars

Free Software

You can use, study, distribute and improve our code, always released under GPL

Image

Open Hardware

Our boards and hardware description modules are Open and created with Open Tools

Image

Technological Heritage

All our work belongs to everybody and is part of the Technological Heritage

Projects

Index of projects developed with Open Source FPGAs

Image

Open FPGA board for makers

Image

Open FPGA board for makers

Image

Graphic editor for open FPGAs

Image

Icestudio Collection with Constants

Image

Icestudio block collection

Image

Icestudio Collection to drive LCDs

Image

Icestudio Collection for standard I/O

Image

Icestudio Collection for virtual components

Image

Linking Of Virtual Electronics to FPGAs

Image

Icestudio block factory

Image

Icestudio Collection with Memory blocks

Image

Web Serial Terminal

Image

Web Serial Toggle Button

Image

Z80 CPU for Icestudio

Image

32-bits RISC-V for Icestudio

Image

Minimal CPU that runs SwapForth

Image

Micro-ecosystem for open FPGAs

Image

Development IDE for open FPGAs

Image

Educational CPU in Verilog

Image

Apollo CPU in Verilog

Image

PlatformIO support for open FPGAs

Image

LED peripheral for the IceZUM Alhambra

Image

Button for the IceZUM Alhambra

Image

3D support for the IceZUM Alhambra

Image

Switch for the IceZUM Alhambra

Image

Hacking and examples of use

Image

FPGA educational Printbot

Image

Cherry-mx switch for the Alhambra board

Tutorials

Learn about Opensource FPGAs

Image

A trip inside FPGAs

Image

Digital electronics for makers

Image

Technical notes about Open Source FPGAs

Image

Practical course on RISC-V

Image

Introduction to Verilog language

Image

Solving logic puzzles with FPGAs

Workshops

Remember the workshops we have done

Image

ETSII, UPM - Reset, 28 Oct 2016

Image

Museo Domus Coruña, 05 Nov 2016

Image

La Molinera, 20 Dec 2016

Image

ETS Ingenieria, UAL, 24 Feb 2017

Image

Fablab VLC, UPV, 4 Mar 2017

Image

Hacklab-UPM, ETSIDI, 14 Mar 2017

Image

ETSII, UPM - Reset, 30 Mar 2017

Image

Summer course, UC - July 6th 2017

Image

ETSIT, URJC - Robotech, Oct 2019

Image

Propose a new workshop!

Talks

Find all the information about our talks

Image

ETSIIT, Universidad de Granada, 23 Sep 2016

Image

Medialab-Prado Madrid, 24 Sep 2016

Image

UC3M Madrid, 24 Oct 2016

Image

Museo Domus Coruña, 05 Nov 2016

Image

URJC Fuenlabrada, 09 Nov 2016

Image

Open space Bilbao, 18 Nov 2016

Image

La Molinera, 20 Dec 2016

Image

ETSIDI, UPM, 09 Feb 2017

Image

ETS Ingenieria, UAL, 24 Feb 2017

Image

Fablab VLC, UPV, 4 Mar 2017

Image

IES Jesus Marín, April 27th 2017

Image

IES Juan de la Cierva, May 5th 2017

Image

Murcia Meetup, May 20th 2017

Image

Fuerteventura, Jun 1st 2017

Image

URJC, Sep-2019

Image

Propose a new talk!

Team

Meet the team members

Juan González (Obijuan)

R&D Engineer

Jesús Arroyo Torrens

R&D Engineer

Eladio Delgado

R&D Engineer

Andrés Prieto-Moreno

R&D Engineer

Carlos Venegas Arrabe (cavearr)

R&D Engineer

Contribute

Send your doubts, solutions, suggestions, collaborate on projects, ...