

LinkSmart

**LST62832
32K × 8
5 VOLT CMOS STATIC RAM**

**PRELIMINARY
A**

Revision history

Rev. No.	Approved date	History	Remark (purpose)
A	Sep 10 2001	Initial issue	Preliminary


Features

- High-speed: 70 ns
- Low DC operating current of 15mA
- Low Power Dissipation:
 - TTL Standby: 3 mA (Max.)
 - CMOS Standby: 20 μ A (Max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three-state outputs
- Ultra low data retention current ($V_{CC}=2V$)
- Single 5V $\pm 10\%$ Power Supply
- Packages
 - 28-pin 600 mil PDIP
 - 28-pin 300 mil SOP
 - 28-pin 330 mil SOP
 - 28-pin TSOP(standard)

Description

The LST62832 is a 262,144-bit static random access memory organized as 32,768 words by 8 bits. It is built with LinkSmart's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Pin Configurations (Top View)



Pin Descriptions

A₀-A₁₄ Address Inputs

These 15 pins address inputs select one of the 32,768 × 8 bit segments data I/O in the RAM

$\overline{\text{CE}}$ Chip Enable Inputs

$\overline{\text{CE}}$ is an active LOW input. Chip Enable must be LOW when reading from or writing to the device. When HIGH, the device is in standby mode with I/O pins in the high impedance state.

$\overline{\text{OE}}$ Output Enable Input

The Output Enable input is active LOW. When $\overline{\text{OE}}$ is LOW with $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ HIGH, data of the selected memory location will be available on the I/O pins. When $\overline{\text{OE}}$ is HIGH, the I/O pins will be in the high impedance state.

$\overline{\text{WE}}$ Write Enable Input

An active LOW input, $\overline{\text{WE}}$ input controls read and write operations. When $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.


I/O₀-I/O₇ Data Input and Data Output Ports

These 8 bi-directional ports are used to read data from and write data into the RAM.


V_{CC} Power Supply

GND Ground

28-Pin PDIP/SOP



28-Pin TSOP(Standard)



Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	Commercial	Industrial	Units
V _{CC}	Supply Voltage	-0.5 to +7	-0.5 to +7	V
V _{IN}	Input Voltage	-0.5 to +7	-0.5 to +7	V
V _{DQ}	Input/output Voltage Applied	V _{CC} + 0.5	V _{CC} + 0.5	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +1 35	°C
T _{STG}	Storage Temperature	-65 to +150	-65 to +1 50	°C

NOTE:

- Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance

T_A = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Max	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{OUT}	Output Capacitance	V _{I/O} =0V	8	pF

NOTE : This parameter is guaranteed by design and not tested

Truth Table

Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O Operation
Standby	H	×	×	High-Z
Read	L	L	H	DOUT
Read	L	H	H	High-Z
Write	L	×	L	D _{IN}

NOTE: ×=Don't Care, L=LOW, H=HIGH

DC Electrical Characteristics (over all temperature ranges, V_{CC}= 5V ± 10%)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{IL}	Input LOW Voltage ^(1,2)		-0.5	-	0.8	V
V _{IH}	Input HIGH Voltage ⁽¹⁾		2.2	-	6	V
I _{IL}	Input Leakage Current	V _{CC} = Max, V _{IN} = 0V to V _{CC}	-2	-	2	μA
I _{OL}	Output Leakage Current	V _{CC} = Max, $\overline{\text{CE}}$ =V _{IH} , V _{OUT} = 0V to V _{CC}	-2	-	2	μA
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 2.1mA	-	-	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	-	-	V

DC Electrical Characteristics, continued

Symbol	Parameter	Power	Com.(4)	Ind.(4)	Units
I_{CC}	Average Operating Current, $\overline{CE} = V_{IL}$	READ	-	15	mA
	Output Open, $V_{CC} = \text{Max.}$, $f = 0$	WRITE	-	40	
I_{CC1}	Average Operating Current, $\overline{CE} \leq V_{IL}$ Output Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(3)}$	-	60	70	mA
I_{SB}	TTL Standby Current $\overline{CE} \geq V_{IH}$, $V_{CC} = \text{Max.}$	LL	3	4	mA
I_{SB1}	CMOS Standby Current, $\overline{CE} \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $V_{CC} = \text{Max.}$	L	60	70	μA
		LL	20	30	


NOTES:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- $V_{IL} (\text{Min.}) = -3.0V$ for pulse width $< 20 \text{ ns}$.
- $f_{MAX} = 1/\text{trc.}$
- Maximum values.

AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise Fall Times	3ns
Timing Reference Levels	1.5V
Output Load	See below

AC Test Loads and Waveforms



Key to Switching Waveforms

Waveform	Inputs	Outputs
	Must be steady	Will be steady
	May change from H to L	Will be changing from H to L
	May change from L to H	Will be changing from L to H
	Don't care: any change permitted	Changing state unknow
	Don't not apply	Center line is high impedance "OFF" state


Data Retention Characteristics

Symbol	Parameter	Min	Typ. ⁽²⁾	Max.	Units
V_{DR}	V_{CC} for Data Retention $\overline{CE} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
I_{CCDR}	Data Retention Current	Com'I	0.5	2	μA
	$V_{DR}=3.0V, \overline{CE} \geq V_{DR} - 0.2V$	Ind.	-	2	
t_{CDR}	Chip Deselect to Data Retention Time	0	-	-	ns
t_R	Operation Recovery Time (see Retention Mode)	$t_{RC}^{(1)}$	-	-	ns

Note: 1. t_{RC} = Read Cycle Time

2. $T_A = +25^\circ C$

Low V_{CC} Data Retention Waveform



AC Electrical Characteristics

(Over all temperature ranges)

Read Cycle


Parameter Name	Parameter	Min.	Max.	Unit
t _{RC}	Read Cycle Time	70	-	ns
t _{AA}	Address Access Time	-	70	ns
t _{ACS}	Chip Enable Access Time	-	70	ns
t _{OE}	Output Enable to Output Valid	-	30	ns
t _{CLZ}	Chip Enable to Output in Low Z	5	-	ns
t _{OLZ}	Output Enable to Output in Low Z	5	-	ns
t _{CHZ}	Chip Disable to Output in High Z	0	20	ns
t _{OHZ}	Output Disable to Output in High Z	0	20	ns
t _{OH}	Output Hold from Address Change	5	-	ns

Write Cycle


Parameter Name	Parameter	Min.	Max.	Unit
t _{WC}	Write Cycle Time	70	-	ns
t _{CW}	Chip Enable to End of Write	60	-	ns
t _{AS}	Address Setup Time	0	-	ns
t _{AW}	Address Valid to End of Write	60	-	ns
t _{WP}	Write Pulse Width	50	-	ns
t _{WR}	Write Recovery Time	0	-	ns
t _{WHZ}	Write to Output High-Z	0	25	ns
t _{DW}	Data Setup to End of Write	30	-	ns
t _{DH}	Data Hold from End of Write	0	-	ns
t _{OHZ}	Output Disable to Output in High Z	0	30	ns
t _{OW}	Output Active from End of Write	5	-	ns

Switching Waveforms (read Cycle)


Read Cycle 1^(1,2)



Read Cycle 2^(1,2,4)



Read Cycle 3^(1,3,4)




NOTES:


1. $\overline{WE} = V_{IH}$.
2. $\overline{CE} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CE}$ transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$. This parameter is guaranteed and not 100% tested.

Switching Waveforms (Write Cycle)

Write Cycle 1($\overline{WE}$ Controlled)⁽⁴⁾



Write Cycle 2 ($\overline{\text{CE}}$ Controlled)⁽⁴⁾




NOTES:


1. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ active and $\overline{\text{WE}}$ low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
2. t_{WR} is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going HIGH.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. $\overline{\text{OE}} = V_{IL}$ or V_{IH} . However it is recommended to keep $\overline{\text{OE}}$ at V_{IH} during write cycle to avoid bus contention.
5. If $\overline{\text{CE}}$ is LOW during this period; I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6. t_{CW} is measured from $\overline{\text{CE}}$ going LOW to the end of write.

Package diagram


28-pin 600 mil Plastic DIP




28-pin 300 mil SOP



28-pin 330 mil SOP



28-Pin TSOP 8*13.4



Part Number Information

