Image

Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

PLL LMX2491 reference clock LVDS support

+0
−0

PLL lmx2491 have OSCin pin to apply reference clock on it. It said it is differential. One famous differential is LVDS. It does not tell anything about it's compatible logic standards. It said: VOSCin range At least we need 0.5v p-p. But it means we can't use LVDS? Is it really! or it will switches supporting voltage swing on differential inputs like here??

Also it tells:

If using a differential input, this must be terminated differentially with a 100-Ω resistance and AC-coupled to the OSCin and GND/OSCin* terminals.

It seems it have to support LVDS, doesn't it?

History

0 comment threads

1 answer

+0
−0
If using a differential input, this must be terminated differentially with a 100-Ω resistance and AC-coupled to the OSCin and GND/OSCin* terminals.

It seems it have to support LVDS, doesn't it?

The chip is designed to take a differential input clock. This is clearly shown on page 1 of the datasheet:

Image

I didn't look at the rest of the datasheet, but it seems pretty clear that the input clock is differential between OSCin and OSCin*. In the schematic above, they are driving the chip with a single-ended clock, so connected the OSCin* input to ground (AC-wise).

From this schematic and the sentence you quoted, it further seems that the chip wants about 100 Ω differential source impedance on the incoming clock. You will have to read the rest of the datasheet to see if that is correct and what details may apply.

I didn't look up the specs for LVDS to see if the chip input requirements are compatible, but they probably are.

Note that the clock inputs apparently provide their own DC bias and you may only AC-couple to them. Again, the exact requirements are surely spelled out in later sections of the datasheet.

History

0 comment threads

Sign up to answer this question »