Add Verilog highlighting support.

[t123yh]

verilog-sample.txt

[AndiDittrich]

HI @t123yh

thanks for your contribution. i'll check the code soon.

the language alias is not needed because the classname is automatically used as primary language identifier. the alias entries are just used to add additional entries - i will fix this :)

best regards, Andi