Profile Activity Vote Summary All Communities

mohammadsdtmnd‭

I hope for all communities to become more empathic and achieve better ability to help each other. to understand each other:

Sorrily similar to this behaviour is also too much in StackExchange too. Maybe this communities are trying to give some guy, a hand, not to bolding their wrongs. Maybe simple dwonvote and comment, why the dwnvote... .

Posts

See all 9 »

80%

+6 −0

Q&A Why arc welding does not require high voltage to arc?

I've heard that arc welding is getting done with low voltage. I believe arcing requires high voltage. Then how is arc welding done with about 50 volts? I thought we need kilovolts for arcing. Why? ...

4 answers · posted 3y ago by mohammadsdtmnd‭ · last activity 10mo ago by mcast‭

Question voltage current welding

66%

+2 −0

Q&A Audio OpAmp requirements

As we know audio has high dynamic range. It means 120dB dynamic range of human ear causes to hear 1 million time samaller that highest undistorted accoustic wave. Then I think for high end audio we...

1 answer · posted 3y ago by mohammadsdtmnd‭ · last activity 3y ago by Olin Lathrop‭

Question audio

60%

+1 −0

Q&A Pulse disappear in digital scope just by looking at different signal in other channel.

The problem was the transient you can see in the first picture, the blue one. When I connect the scope to it, it becomes stabilized. Otherwise it is noisy and because of this the other signal chang...

posted 3y ago by mohammadsdtmnd‭ · edited 2y ago by Lorenzo Donati‭

Answer

60%

+1 −0

Q&A What is the role of master clock speed on DAC

In protocol I2S we have 3 signal + one none standard master clock(Mentioined by Olin Lathrop): 1.data 2.lrck/fck (frame synchronizer) 3.bck (bit clock) 4.mck/sck (master clock) Question 1: Why we...

2 answers · posted 3y ago by mohammadsdtmnd‭ · last activity 3y ago by mohammadsdtmnd‭

Question clock audio DAC

50%

+0 −0

Q&A PLL LMX2491 reference clock LVDS support

PLL lmx2491 have OSCin pin to apply reference clock on it. It said it is differential. One famous differential is LVDS. It does not tell anything about it's compatible logic standards. It said: ...

1 answer · posted 5mo ago by mohammadsdtmnd‭ · last activity 5mo ago by Olin Lathrop‭

Question clock pll

50%

+0 −0

Q&A Pulse disappear in digital scope just by looking at different signal in other channel.

I have a HANTEK 6022BE oscilloscope and I'm monitoring three signals with it: FS (Frame sync clock). Pulse. Transfer complete. I'm using two channels of the scope to monitor a pair of these...

1 answer · posted 3y ago by mohammadsdtmnd‭ · last activity 2y ago by Lorenzo Donati‭

Question oscilloscope

50%

+0 −0

Q&A What is the role of master clock speed on DAC

Question 4 solved: The datasheet lacks the information I've copied from PCM5122:

posted 3y ago by mohammadsdtmnd‭

Answer

33%

+0 −2

Q&A Implementing local ground theory on PCB power distribution [closed]

I've tryed to implement a local ground concept told by Olin Latrop here : He have told: (What I've perceived)You should not connect every gnd point instantly to gnd plane, since it can inject HF ...

0 answers · posted 2y ago by mohammadsdtmnd‭ · closed 2y ago by Olin Lathrop‭

Question power-supply EMC PCB EMI pcb-layout

33%

+0 −2

Q&A LNA layout consideration 1-1000MHz

Mini-circuits LNA PHA-LN13+ has suggested: Eval board Layout Eval Gerber The image took from the Gerber file (3rd ref.) (Though all 3-reference mentioned containing it): There I have som...

0 answers · posted 2y ago by mohammadsdtmnd‭ · edited 2y ago by mohammadsdtmnd‭

Question RF pcb-layout layout

See all 9 »

Reputation		48
Top-level posts		7
Answers		2
Received votes (up minus down)		5
Edits made		26

Earned Abilities

Statistics

Posts
Total		9
Questions		7
Answers		2
Articles		0

Votes cast
Total		9

Flags raised
Total		0