Skip to content

docs: refresh README North-Star + CLAUDE.md to post-v0.30 reality - #625

Merged
avrabe merged 1 commit into
mainfrom
docs/refresh-readme-north-star
Jul 7, 2026
Merged

docs: refresh README North-Star + CLAUDE.md to post-v0.30 reality#625
avrabe merged 1 commit into
mainfrom
docs/refresh-readme-north-star

Conversation

@avrabe

@avrabe avrabe commented Jul 7, 2026

Copy link
Copy Markdown
Contributor

Closes out the interrupted docs refresh: README (top sections were already reworked in the interrupted session, reviewed and kept where accurate) + the North-Star roadmap section + CLAUDE.md, brought up to post-v0.30.2 reality.

Old → new claim table

Claim (old) Now (new) Source
"pre-release… not been tested on real hardware" Silicon validation exists but is fixture-scoped (gale NUCLEO-G474RE / STM32F100 cycle+correctness gates); broad board matrix still missing gale runs on #242/#209 (e.g. gust_codegen_bench, DWT CYCCNT flips in v0.13–v0.14 changelog)
i64: "ADDS/ADC, SUBS/SBC, UMULL; unit tests only" Full pair lowering incl. shifts/rotates/div/rem/compare, differential vs wasmtime CHANGELOG v0.28.0 (#599), v0.30.1 (#610), v0.30.2 (#615)
f32 "Implemented via VFP" f32/f64 = loud reject, never silent miscompile; VFP encoder is a disconnected prototype #369, #554 (CHANGELOG v0.19.0)
Rocq "291 Qed / 9 Admitted, i32 T1 only" 298 Qed / 9 Admitted (+2 admit.), i32 and i64 T1 parity, 0 i64 admits; +7 Qed VCR-SEL-001 pilot lemmas recount of coq/Synth/**/*.v (298/9/2 exact); coq/STATUS.md v0.11.0 section; Synth/VcrSelPilot.v (#386)
"Z3 translation validation, 53 tests" / synth-verify = Z3 ordeal (pure-Rust QF_BV) default engine, no C++ toolchain; Z3 = feature-gated differential oracle, 141/141 agreement CHANGELOG v0.27.0 (#553/#595)
VCR-RA-001 "step 1 landed (PR #243: liveness primitive)" verified — Belady spilling default-on since v0.24.0; flat_flight at Belady optimum (412→388 B, frame traffic 0) artifacts/verified-codegen-roadmap.yaml (status: verified); CHANGELOG v0.24.0 (#583)
gale flat_flight 315 cyc / 3.18×, 61 % redundant consts, 17 spills = "silicon target" Reframed as historical motivation, retired by the v0.19–v0.30 arc; const-CSE default-on gale-confirmed (gust_mix 90→86 B loom-inlined) CHANGELOG v0.24.0/v0.29.0; gale confirmation on epic #242 (post-0.29 re-measure)
VCR-SEL-001 / VCR-ORACLE-001 "proposed" SEL-001 increment 1 in review (PR #623, SYNTH_SEL_DSL); Track C oracles are CI-gated jobs (cmp-select, RV32 fold oracles, callee-saved, spill-frame, symtab fixture differentials) PR #623; .github/workflows/ci.yml oracle jobs; roadmap yaml (approved)
(absent) VCR-PERF-002 Proof-carrying specialization (#494, 0.45× floor): design traced v0.30.0, phase 1 in review (PR #624); VCR-DMA-001 --volatile-segment implemented (v0.25.0) CHANGELOG v0.30.0/v0.25.0; roadmap yaml; PR #624
"Register allocator is naive" (what-doesn't-work) Replaced by the honest residual: SYNTH_SPILL_ON_EXHAUST (#580) built flag-off, default-on held for silicon numbers CHANGELOG v0.24.0/v0.26.0
Crate map missing riscv/aarch64 backends (README); "895(+) tests" synth-backend-riscv + synth-backend-aarch64 rows added (Cortex-R5/A32 noted on synth-backend); brittle count de-brittled crates/ listing; CHANGELOG v0.19.0 (#538)
Removed: arXiv "Andreasyan et al." framing paragraph Pitch kept, external-citation paragraph dropped (interrupted session's call, kept)

Scope: README.md + CLAUDE.md only. No code, no CHANGELOG, no coq/.

🤖 Generated with Claude Code

@codecov

codecov Bot commented Jul 7, 2026

Copy link
Copy Markdown

Codecov Report

✅ All modified and coverable lines are covered by tests.

📢 Thoughts on this report? Let us know!

README: North-Star section rewritten — gale's 2026-06 flat_flight numbers
(315 cyc / 3.18x, 61% redundant consts, 17 spills) become historical
motivation; shipped v0.19-v0.30.2 arc documented (VCR-RA-001 verified
default-on Belady spilling, const-CSE default-on gale-confirmed, lever
ladder, #615 A32 i64 completeness + 221-variant tripwire, ordeal default
verify engine); in-flight table (VCR-SEL-001 PR #623, VCR-PERF-002 PR #624,
SYNTH_SPILL_ON_EXHAUST silicon-gated). Crate map gains riscv/aarch64
backends; synth-verify row and brittle test count fixed. Retains the
previous session's uncommitted feature-table/proof-count refresh (verified:
298 Qed / 9 Admitted by recount).

CLAUDE.md: backends line, proof status (298 Qed, i64 T1 parity, admit
breakdown), North Star tracks updated to verified/in-review statuses,
Track C noted as CI-gated, brittle test count removed.

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
@avrabe
avrabe force-pushed the docs/refresh-readme-north-star branch from d192a3e to f744861 Compare July 7, 2026 23:37
@avrabe
avrabe merged commit 3d3099c into main Jul 7, 2026
25 checks passed
@avrabe
avrabe deleted the docs/refresh-readme-north-star branch July 7, 2026 23:50
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant